## Verilog - Operators

- Verilog operators operate on several data types to produce an output
- Not all Verilog operators are synthesible (can produce gates)
- Some operators are similar to those in the C language
- Remember, you are making gates, not an algorithm (in most cases)


## Verilog - Operators

Arithmetic Operators

- There are two types of operators: binary and unary
- Binary operators:
- add(+), subtract(-), multiply(*), divide(/), power(**), modulus(\%)

```
//suppose that: a = 4'b0011;
// b = 4'b0100;
// d = 6; e = 4; f = 2;
//then,
a + b //add a and b; evaluates to 4'b0111
b - a //subtract a from b; evaluates to 4'b0001
a * b //multiply a and b; evaluates to 4'b1100
d / e //divide d by e, evaluates to 4'b0001. Truncates fractional part
e ** f //raises e to the power f, evaluates to 4'b1111
    //power operator is most likely not synthesible
```

If any operand bit has a value " $x$ ", the result of the expression is all " $x$ ". If an operand is not fully known the result cannot be either.

## Verilog - Operators

Arithmetic Operators (cont.)
Modulus operator yields the remainder from division of two numbers
It works like the modulus operator in C
Modulus is synthesible

```
3 % 2; //evaluates to 1
16 % 4; //evaluates to 0
-7 % 2; //evaluates to -1, takes sign of first operand
    7% -2; //evaluates to 1, takes sign of first operand
```


## Verilog - Operators

Arithmetic Operators (cont.)

- Unary operators
- Operators "+" and "-" can act as unary operators
- They indicate the sign of an operand

$$
\begin{aligned}
\text { i.e., } & -4 \text { // negative four } \\
+5 & \text { // positive five }
\end{aligned}
$$

!!! Negative numbers are represented as 2's compliment numbers !!!
!!!! Use negative numbers only as type integer or real !!!
!!! Avoid the use of <sss>'<base><number > in expressions !!!
!!! These are converted to unsigned 2's compliment numbers !!!
!!! This yields unexpected results in simulation and synthesis !!!

## Verilog - Operators

Arithmetic Operators (cont.)

- The logic gate realization depends on several variables
- coding style
- synthesis tool used
- synthesis constraints (more later on this)
- So, when we say " + ", is it a...
- ripple-carry adder
- look-ahead-carry adder (how many bits of lookahead to be used?)
- carry-save adder

When writing RTL code, keep in mind what will eventually be needed Continually thinking about structure, timing, size, power

## Verilog - Operators

Arithmetic Operators (cont.)

```
16-bit adder with loose constraints:
set_max_delay 2 [get_ports sum*]
max delay = 0.8ns, area = 472 = 85 gates
```



## Verilog - Operators

## Arithmetic Operators (cont.)

```
16-bit adder with tighter constraints:
set_max_delay 0.5 [get_ports sum*]
max delay = 0.5ns, area = 2038 = 368gates
```



## Verilog - Operators

## Logical Operators

- Verilog Logical Operators
- logical-and(\&\&) //binary operator
- logical-or(||) //binary operator
- logical-not(!) //unary operator
//suppose that: $\mathrm{a}=3$ and $\mathrm{b}=0$, then...
(a \&\& b) //evaluates to zero
(b || a) //evaluates to one
(!a) //evaluates to 0
(!b) //evaluates to 1
//with unknowns: $\mathrm{a}=2$ 'b0x; $\mathrm{b}=2$ 'b10;
( a \&\& b) // evaluates to x
//with expressions...
( $\mathrm{a}==2$ ) \&\& ( $\mathrm{b}==3$ ) //evaluates to 1 only if both comparisons are true


## Verilog - Operators

## Logical Operators (.cont)

- Logical operators evaluate to a 1 bit value
- 0 (false), 1 (true), or $\times$ (ambiguous)
- Operands not equal to zero are equivalent to one
- Logical operators take variables or expressions as operators


## Verilog - Operators

Relational Operators (.cont)

- greater-than (>)
- less-than $(<)$
- greater-than-or-equal-to ( $>=$ )
- less-than-or-equal-to ( $<=$ )

Relational operators return logical 1 if expression is true, 0 if false
//let $\mathrm{a}=4, \mathrm{~b}=3$, and...
//x = 4'b1010, y = 4'b1101, z = 4'b1xxx
a <= b //evaluates to logical zero
a > b //evaluates to logical one
y >= x //evaluates to logical 1
y < z //evaluates to x
!!! Note: These are expensive and slow operators at gate level !!!

## Verilog - Operators

Equality Operators - "LT" is big and slow

```
//8-bit less than detector
//if a is less than b, output is logic one
module less8(
    input [7:0] a,b,
    output z
    );
    assign z = (a < b) ? 1'b1 : 1'b0;
endmodule
```

Results from synthesis:


## Verilog - Operators

Equality Operators

- logical equality $(==)$
- logical inequality (!=)
- logical case equality $(===)$
- logical case inequality ( $!==$ )

Equality operators return logical 1 if expression is true, else 0
Operands are compared bit by bit
Zero filling is done if operands are of unequal length (Warning!) Logical case inequality allows for checking of $x$ and $z$ values
Checking for X and Z is most definitely non-synthesible!

## Verilog - Operators

Equality Operators (cont.)

$$
\begin{aligned}
& / / \text { let } a=4, \mathrm{~b}=3 \text {, and... } \\
& / / \mathrm{x}=4^{\prime} \mathrm{b} 1010, \mathrm{y}=4^{\prime} \mathrm{b} 1101, \\
& / / \mathrm{z}=\text { ' }^{\prime} \mathrm{b} 1 \mathrm{xxz}, \mathrm{~m}=4^{\prime} \mathrm{b} 1 \mathrm{xxz}, \mathrm{n}=4^{\prime} \mathrm{b} 1 \mathrm{xxx}
\end{aligned}
$$

$$
\mathrm{a}==\mathrm{b} \text { //evaluates to logical } 0
$$

$$
\mathrm{x} \text { != y //evaluates to logical } 1
$$

$$
x \text { == z //evaluates to } x
$$

$$
\mathrm{z}===\mathrm{m} \text { //evaluates to logical } 1
$$

$$
\text { z === n //evaluates to logical } 0
$$

$$
\text { m !== n //evaluates to logical } 1
$$

## Verilog - Operators

Bitwise Operators

- negation $(\sim)$, and (\&), or $(\mid), \operatorname{xor}(\wedge), \operatorname{xnor}\left({ }^{\wedge}-\right.$ - $\left.^{\wedge}\right)$
- Perform bit-by-bit operation on two operands (except $\sim$ )
- Mismatched length operands are zero extended
- $x$ and $z$ treated the same

|  | twise | AND | bitwise OR |  |  |  | bitwise XOR |  |  |  | bitwise |  |  | XNOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | x |  | 0 |  | x |  | 0 | 1 | x |  | 0 | 1 | X |
| 0 | 00 | 0 | 0 | 0 | 1 | x | 0 | 0 | 1 | x | 0 | 1 | 0 | X |
| 1 | 01 | x | 1 | 1 | 1 | 1 | 1 | 1 | 0 | x | 1 | 0 | 1 | x |
| x | 0 x | x | x | x | 1 | x | x | x | x | x | X | x | x | x |
| bitwise negation |  |  |  | result |  |  |  |  |  |  |  |  |  |  |
| 0 |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
| x |  |  | x |  |  |  |  |  |  |  |  |  |  |  |

## Verilog - Operators

Bitwise Operators (cont.)

- Logical operators result in logical 1, 0 or x
- Bitwise operators results in a bit-by-bit value

```
//let x = 4'b1010, y = 4'b0000
x | y //bitwise OR, result is 4'b1010
x || y //logical OR, result is 1
```


## Verilog - Operators

Bitwise operators give bit-by-bit results
//8-bit wide AND module and8(
input [7:0] $\mathrm{a}, \mathrm{b}$,
output [7:0] z
);
assign $z=a$ \& $b ;$
endmodule


## Verilog - Operators

Reduction Operators

- and(\&), nand ( $\sim \&)$, or $(\mid)$, $\operatorname{nor}(\sim \mid) \operatorname{xor}(\wedge), \operatorname{xnor}\left(\sim^{\sim} \sim^{\sim}\right)$
- Operates on only one operand
- Performs a bitwise operation on all bits of the operand
- Returns a 1-bit result
- Works from right to left, bit by bit

```
//let x = 4'b1010
&x //equivalent to 1 & 0 & 1 & 0. Results in 1'b0
|x //equivalent to 1 | 0 | 1 | 0. Results in 1'b1
`x //equivalent to 1 ^ 0 ^ 1 ^ 0. Results in 1'b0
```

A good example of the XOR operator is generation of parity

## Verilog - Operators

## Reduction Operators

//8-bit parity generator //output is one if odd \# of ones module parity8(
input [7:0] d_in,
output parity_out
);
assign parity_out = "d_in; endmodule


## Verilog - Operators

Shift Operators

- right shift ( $\gg$ )
- left shift $(\ll)$
- arithmetic right shift $(\ggg)$
- arithmetic left shift $(\lll)$
- Shift operator shifts a vector operand left or right by a specified number of bits, filling vacant bit positions with zeros.
- Shifts do not wrap around.
- Arithmetic shift uses context to determine the fill bits.

$$
\begin{aligned}
& \text { // let } \mathrm{x}=4^{\prime} \mathrm{b} 1100 \\
& \mathrm{y}=\mathrm{x} \gg 1 ; / / \mathrm{y} \text { is } 4^{\prime} \mathrm{b} 0110 \\
& \mathrm{y}=\mathrm{x} \ll 1 ; / / \mathrm{y} \text { is 4'b1000 } \\
& \mathrm{y}=\mathrm{x} \ll 2 ; / / \mathrm{y} \text { is } 4^{\prime} \mathrm{b} 0000
\end{aligned}
$$

## Verilog - Operators

Arithmetic Shift Operators

- arithmetic right shift ( $\ggg$ )
- Shift right specified number of bits, fill with value of sign bit if expression is signed, othewise fill with zero.
- arithmetic left shift $(\lll)$
- Shift left specified number of bits, filling with zero.


## Verilog - Operators

Concatenation Operator $\{$,

- Provides a way to append busses or wires to make busses
- The operands must be sized
- Expressed as operands in braces separated by commas

$$
\begin{aligned}
& \text { //let } \mathrm{a}=1^{\prime} \mathrm{b} 1, \mathrm{~b}=2^{\prime} \mathrm{b} 00, \mathrm{c}=2^{\prime} \mathrm{b} 10, \mathrm{~d}=3^{\prime} \mathrm{b} 110 \\
& \mathrm{y}=\{\mathrm{b}, \mathrm{c}\} / / \mathrm{y} \text { is then } 4^{\prime} \mathrm{b} 0010 \\
& \mathrm{y}=\left\{\mathrm{a}, \mathrm{~b}, \mathrm{c}, \mathrm{~d}, 3^{\prime} \mathrm{b} 001\right\} / / \mathrm{y} \text { is then } 11^{\prime} \mathrm{b} 10010110001 \\
& \mathrm{y}=\{\mathrm{a}, \mathrm{~b}[0], \mathrm{c}[1]\} / / \mathrm{y} \text { is then } 3^{\prime} \mathrm{b} 101
\end{aligned}
$$

## Verilog - Operators

Replication Operator $\{$ \{ \} \}

- Repetitive concatenation of the same number
- Operands are number of repetitions, and the bus or wire

$$
\begin{array}{ll}
\text { //let } a=1^{\prime} b 1, b=2^{\prime} b 00, c=2^{\prime} b 10, d=3^{\prime} b 110 \\
y=\{4\{a\}\} & / / y=4^{\prime} b 1111 \\
y=\{4\{a\}, 2\{b\}\} & / / y=8^{\prime} b 11110000 \\
y=\{4\{a\}, 2\{b\}, c\} & / / y=8^{\prime} b 1111000010
\end{array}
$$

## Verilog - Operators

Conditional Operator ?:

- Operates like the C statement
- conditional_expression ? true_expression : false_expression ;
- The conditional_expression is first evaluated
- If the result is true, true_expression is evaluated
- If the result is false, false_expression is evaluated
- If the result is $x$ :
- both true and false expressions are evaluated,...
- their results compared bit by bit,...
- returns a value of $x$ if bits differ, OR...
- the value of the bits if they are the same.

This is an ideal way to model a multiplexer or tri-state buffer.

## Verilog - Operators

## Conditional Operator (cont.)

//8-bit wide, 2:1 mux
module mux2_1_8wide(
input sel,
input [7:0] d_in1, d_in0,
output [7:0] d_out
);
assign d_out = sel ? d_in1 : d_in0; endmodule


## Verilog - Operators

Conditional Operator (cont.)
//8-bit wide, //active-low enabled tri-state buffer module ts_buff8(
input [7:0] d_in,
input en_n,
output [7:0] d_out
);
assign d_out = ~en_n ? d_in : 8'bz;
endmodule


## Verilog - Operators

More Lexical Conventions

- The "assign" statement places a value (a binding) on a wire
- Also known as a continuous assign
- A simple way to build combinatorial logic
- Confusing for complex functions
- Must be used outside a procedural statement (always)

```
//two input mux, output is z, inputs in1, in2, sel
assign z = (a | b);
assign a = in1 & sel;
assign b = in2 & ~sel;
```


## Verilog - Operators

Some More Lexical Conventions

- The order of execution of the assign statements is unknown
- We must fake parallel execution... gates operate in parallel
- The assign statements "fire" when the RHS variables change
- RHS = a, b, in1, in2, sel
- The values of $a, b$, and $z$ are updated at the end of the timestep
- In the next time step if variables changed the next result is posted
- This repeats until no further changes occur
- Then...... time advances

```
//two input mux, output is z, inputs in1, in2, sel
assign z = (a | b);
assign a = in1 & sel;
assign b = in2 & ~sel;
```

